Data Memory Verilog