Defining Module Verilog Example Code