Example Of Verilog Module Instantiation