Verilog Code Syntax