Verilog If Statement Example