Verilog Integer For Loop