Verilog Static Ram Block Diagram