Verilog Vs Systemverilog Syntax