Conditional Operator In System Verilog Code