Conditional Operator Using Bit In Verilog