Difference Between Array And Memory Verilog