If Else Verilog Shorthand