If Else Verilog Structure